Compared to graphene which cannot achieve the low off-state and saturated on-state currents due to its zero bandgap[@b1][@b2][@b3], transition metal dichalcogenides (TMDCs) have opened up new opportunities for two-dimensional (2D) electronics and optoelectronics such as transistors[@b4][@b5], memories[@b6][@b7], integrated circuits[@b8][@b9], photodetectors[@b10][@b11], and electro-luminescent devices[@b12] etc., because of their selectable electronic properties ranging from metallic to semiconducting, and tunable bandgaps with layer-dependence[@b13][@b14]. Particularly for semiconducting TMDCs such as MoX~2~ and WX~2~ compounds (X is a chalcogen), their sub-nanometer thickness with sizable bandgaps around 1--2 eV can provide high on/off ratios and more efficient control over switching. The immunity of short-channel effect and ultralow power dissipation which are made possible by using 2D materials can break through the scaling limit for future transistor miniaturization[@b15][@b16]. For example, MoS~2~ as a representative *n*-type semiconducting TMDC has an indirect bandgap of 1.3 eV in bulk structure but a direct bandgap of 1.8 eV in single-layer form[@b13]. Owing to the thickness-dependent bandgap modulation, the triple-layer MoS~2~ shows a strong photoresponse for red light detection, while the single- and double-layer MoS~2~ are preferred for green light detection[@b11]. The direct bandgap in single-layer MoS~2~ also gives rise to photo- and electro-luminescence, posing the potential for novel 2D optoelectronic devices such as light detectors and emitters[@b12]. Another example, WSe~2~ with the bandgap of 1.2 eV in bulk structure and 1.7 eV in single-layer form[@b13] has also been studied for transistor[@b17][@b18] and photovoltaic applications[@b13]. Although carrier mobility of MoS~2~ and WSe~2~ are relatively low, it can be improved significantly by the optimized or chemically doped metal contacts[@b17][@b19], dielectric engineering via high-*k* materials[@b4][@b17], and formation of an inversion channel[@b5] etc.

In this work, both few-layer MoS~2~ and WSe~2~ flakes were applied to the back-gate field effect transistors (FETs) with Ti/Au metallization, and their carrier transport was investigated over a wide range of drain voltage (0 to 5 V) and gate voltage (−50 to 50 V) to demonstrate its strong dependency on bias modulation. To understand the modulation effects more clearly, we investigated the formation of Schottky and ohmic contacts from the MoS~2~ and WSe~2~ FETs, by measuring the energy barriers of the carriers at the contacts and relating them to the carrier transport and photo-response of these FETs.

Results
=======

Thin MoS~2~ and WSe~2~ flakes are obtained by mechanical exfoliation from the bulk crystals, and transferred to a *p*-type Si substrate (1.0--10.0 Ωcm) with 90-nm-thick thermally grown SiO~2~ surfaces. The back-gate FET devices are fabricated via electron beam lithography (EBL) with Ti/Au (5 nm/50 nm) electrodes deposited by electron beam evaporation, as shown in [Fig. 1](#f1){ref-type="fig"}. The MoS~2~ flake has the thickness of \~3 nm measured by atomic force microscopy (AFM), and its Raman spectrum shows two typical peaks (*E*~2g~^1^ and *A*~1g~) with a large separation of 23 cm^−1^. The WSe~2~ flake has the thickness of \~9 nm, and only shows a single peak at around 250 cm^−1^ [@b20] ([Supplementary Information Fig. S1](#s1){ref-type="supplementary-material"}). These suggest the few-layer structure of both MoS~2~ and WSe~2~ flakes.

The electrical characterization of MoS~2~ and WSe~2~ FETs is performed by a semiconductor parameter analyzer in a vacuum condition (10 mTorr) at the room temperature. The optoelectronic performance is analyzed by combining a dot laser (655 nm, 15 mW) illuminating system, where the photocurrent (PC) signal is defined as the difference of drain current (*I~D~*) in dark and laser illuminating environments at certain drain and gate voltages (*V~D~* and *V~G~*). The *I~D~*-*V~G~* transfer characteristics of MoS~2~ FET illustrate an *n*-type unipolar carrier transport. As a comparison, an asymmetric ambipolar transport with the dominant electron conduction is observed in WSe~2~ FET. The trapping-induced hysteresis with voltage shift of 2 and 10 V suggests an equivalent trap density of 4.79 × 10^11^ and 2.40 × 10^12^ cm^−2^ in MoS~2~ and WSe~2~ FETs, respectively[@b21] ([Supplementary Information Fig. S2](#s1){ref-type="supplementary-material"}). Before measuring the PC of TMDC FETs, a calibration is performed by measuring the photoresponse of metal and metal/SiO~2~ interface. The identical electrical performance in both dark and illuminating environments excludes the photoresponsive contributions of metal and metal/SiO~2~ interface, and suggests that all the PCs are generated in TMDC FETs.

The carrier transport in both MoS~2~ and WSe~2~ FETs is investigated over a wide range of *V~D~* (0 to 5 V) and *V~G~* (−50 to 50 V), as shown in [Fig. 2](#f2){ref-type="fig"} for MoS~2~ FET and in [Fig. 3](#f3){ref-type="fig"} for WSe~2~ FET. In the dark environment, the carrier transport is maximized at the high *V~G~* (50 V) and *V~D~* (5 V) levels in both MoS~2~ and WSe~2~ FETs due to the high carrier density induced by electrical gating and the high electric field along the channel for carrier drift, respectively. This is consistent with the carrier transport theory in conventional semiconductor FETs. As a comparison, it is interesting to find out that the PC generation in both MoS~2~ and WSe~2~ FETs is not proportional to the carrier transport in dark environment. The PC peaks under illumination are located at the high *V~D~* (5 V in both MoS~2~ and WSe~2~ FETs), owing to the high electric field along the channel for separating the photo-excited charge carriers. However, the PC peaks are located at the different certain *V~G~* (\~0 V in MoS~2~ FET and \~20 V in WSe~2~ FET), not at the *V~G~* of the maximized carrier transport (\~50 V in both MoS~2~ and WSe~2~ FETs). Therefore, the conventional carrier transport theory is not suitable to explain the transport of photo-excited charge carriers, and thus a new mechanism is required to interpret the gate-dependent photoresponse in TMDCs.

Discussion
==========

A gate-controlled metal-semiconductor barrier modulation is proposed to interpret the carrier transport of both MoS~2~ and WSe~2~ under illumination. Here we take the MoS~2~ FET as an example due to its unipolar carrier transport which is simpler compared to the case of ambipolar WSe~2~ FET. Firstly, the energy band diagrams of MoS~2~ FET illustrate the electrical gating effect along the vertical axis for various *V~G~* conditions, as shown in [Fig. 4(a)](#f4){ref-type="fig"}. When *V~G~* \> 0, the electrons are attracted to the interface between MoS~2~ and SiO~2~ to form an accumulation layer. When *V~G~* \< 0, the electrons are repelled from the interface to establish a depletion layer. Further increasing the negative *V~G~* may create an inversion channel which gives rise to the high mobilities[@b5]. Secondly, the metal-semiconductor barriers at both source and drain ends are modulated capacitively by the gate, as shown in [Fig. 4(b)](#f4){ref-type="fig"}. The barriers are induced due to a mismatch between the workfunctions of MoS~2~ and Ti, and they can be enlarged or reduced by applying the negative or positive *V~G~*, respectively. The barrier height (*ϕ~ms~*) at the equilibrium can be theoretically estimated as *Φ~M~*--*χ*[@b22], where *Φ~M~* is the work function of Ti (4.3 eV), and *χ* is the electron affinity of MoS~2~ (4.0 eV)[@b19]. In MoS~2~ FET, *ϕ~ms~* is estimated as 0.3 eV, which is in agreement with the theoretical estimation[@b22][@b23] and experimental results obtained by temperature-dependent electrical measurements[@b8][@b19][@b24][@b25] previously. Thirdly, the carrier transports in both dark and illuminating environments are strongly affected by the gate-dependent barrier modulation. For the electron drift along the channel driven by a positive *V~D~*, the barriers are reduced with increasing *V~G~*, allowing the electrons to transport through by tunneling effect or thermionic emission in the dark environment. As a comparison, for the photon-excited charge carriers generated within the channel under illumination, the barriers only allow the electron collection at the drain end, but suppress the hole collection at the source end when *V~G~* \< 0, and vice versa when *V~G~* \> 0. Therefore, the PC generation is still relatively small at the high positive and negative *V~G~* levels due to the inefficient carrier collection. However, there should be an optimized *V~G~* condition where the barriers for both electron and hole collection are minimized at the source and drain ends concurrently, contributing to a peak PC generation. This gate-controlled barrier modulation can thoroughly interpret the gate-dependent photoresponse of MoS~2~ FET, as shown in [Fig. 5](#f5){ref-type="fig"}. Similarly, it can also be applied to WSe~2~ FET due to the analogous energy bandgap. Finally, the channel current under illumination, which is the sum of both dark current and PC, shows the gate dependence following a combined barrier modulation for both electron drift and photo-excited charge carriers.

To quantitatively analyze the barrier modulation, the effective value of (*ϕ~ms~*) between metal and TMDC is obtained by testing the temperature dependence of channel current[@b25][@b26]. A typical ohmic contact behavior in the *I~D~*-*V~D~* output characteristics of MoS~2~ FET and its photoresponse are observed at various *V~G~* levels, as shown in [Fig. 6](#f6){ref-type="fig"}. For the carrier transport through a metal-semiconductor barrier, the tunneling effect dominates when the semiconductor is highly doped, whereas the thermionic emission dominates when the semiconductor is slightly or moderately doped. Since the MoS~2~ is intrinsic in this work, the current-voltage relation is determined by thermionic emission as[@b26] where *A* is the area of the contact junction, *A*\* is the effective Richardson constant, *q* is the electronic charge, *k~B~* is the Boltzmann constant, and *T* is the temperature. Considering the electron transport from the source to the drain ends, a back-to-back metal-semiconductor-metal contact is formed, and the carrier transport is mainly affected by the contact condition at the drain end due to the applied *V~D~*. Under a high *V~D~*, the contact at the drain end is reversely biased \[exp(−*qV~D~*/*k~B~T*) ≪ 1\], and *I~D~* becomes proportional to *T*^2^exp(−*ϕ~ms~*/*k~B~T*). A linear relation between ln(*I~D~*/*T*^2^) and *q*/*k~B~T* can be plotted for various *V~G~* levels, and the gate-dependent *ϕ~ms~* for a given *V~D~* is estimated from the slope of each curve, as shown in [Fig. 7](#f7){ref-type="fig"}. *ϕ~ms~* has a very low value on the order of 10 meV, which is in agreement with the presence of ohmic contact. *ϕ~ms~* also shows a reduction as *V~G~* increases, being consistent with the barrier modulation theory. Moreover, a reduction of *ϕ~ms~* with increasing *V~D~* is clearly observed near zero gate voltage, suggesting a drain-induced barrier lowering (DIBL) effect in MoS~2~ FET. Besides, it is noted that *ϕ~ms~* is reduced at very high negative *V~G~*. This may be induced by the increased minority carrier density during the formation of inversion layer.

For the WSe~2~ FET, a transition from Schottky to ohmic contact is observed, as shown in [Fig. 8](#f8){ref-type="fig"}. The current-voltage relation shows the Schottky contact behavior with opposite polarities at *V~G~* of −40 and −20 V, but then shows the ohmic contact behavior as *V~G~* increases from 0 V to 40 V. Considering the ambipolar transport of WSe~2~, this Schottky-to-ohmic contact transition may be induced by the change of majority carrier transport from holes at negative *V~G~* to electrons at positive *V~G~* (see [Fig. 3(a)](#f3){ref-type="fig"}). The experimental value of *ϕ~ms~* is obtained as a function of *V~G~*, as shown in [Fig. 9](#f9){ref-type="fig"}. *ϕ~ms~* shows a dip near −40 V and a peak near −20 V, indicating the Schottky contact with opposite polarities. As *V~G~* increases further, the value of *ϕ~ms~* is reduced from the order of 100 to 10 meV, suggesting a transition from Schottky to ohmic contact.

In conclusion, the bias-controlled barrier modulation in TMDC FETs and its effect on carrier transport were investigated over a wide range of gate and drain voltages. Being disproportionate to the conventional carrier transport in dark environment, a strong photoresponse was observed at the certain gate and drain voltages due to the change in barrier heights between metal and TMDC materials which resulted in ohmic contact or Schottky contact. The gate-dependent barrier modulation effectively controlled the carrier transport in MoS~2~ and WSe~2~.

Methods
=======

Fabrication of TMDC FET devices
-------------------------------

Both MoS~2~ and WSe~2~ thin flakes were mechanically exfoliated from bulk crystals by using scotch tapes. Before the transfer procedure, the silicon wafer was pre-cleaned by sonication in acetone, isopropyl alcohol, and deionized water, followed by drying in nitrogen flow and heating on hot plate to remove the moisture. Electrodes were patterned by standard EBL procedure. 5-nm-thick Ti and 50-nm-thick Au were deposited by electron beam evaporation, followed by a post-annealing in N~2~ environment at 300°C for 1 hour to improve the metal contact.
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![TMDC FETs under laser illumination.\
Schematic perspective view and circuit diagram of a TMDC FET under laser illumination with few-layer MoS~2~ as channel layer.](srep04041-f1){#f1}

![Photoresponse of transfer characteristic in MoS~2~ FET.\
(a), (b) Transfer characteristic of MoS~2~ FET in dark and illuminating environments in forward sweep for various *V~D~* levels, and the corresponding PCs. (c), (d) Mapping of dark current (laser off) and PC as functions of *V~D~* and *V~G~*.](srep04041-f2){#f2}

![Photoresponse of transfer characteristic in WSe~2~ FET.\
(a), (b) Transfer characteristic of WSe~2~ FET in dark and illuminating environments in forward sweep for various *V~D~* levels, and the corresponding PCs. (c), (d) Mapping of dark current (laser off) and PC as functions of *V~D~* and *V~G~*.](srep04041-f3){#f3}

![Energy band diagrams of MoS~2~ FET.\
The energy band diagrams along (a) the vertical axis (*z*) and (b) the horizontal axis (*x*) illustrate various gating conditions, including flat-band, equilibrium (*V~G~* = 0), accumulation (*V~G~* \> 0) and depletion (*V~G~* \< 0). The blue solid line and red dash line denote the vacuum and Fermi levels, respectively. The blue and red arrows indicate the transport of electrons and holes.](srep04041-f4){#f4}

![Gate-dependent barrier modulation in MoS~2~ FET.\
The barriers at both source and drain ends can be minimized at certain *V~G~*, which promote the collection of photo-excited charge carriers and contribute to a PC peak. The PC generation as a function of *V~G~* in WSe~2~ FET can also be interpreted analogously.](srep04041-f5){#f5}

![Ohmic contact and its photoresponse in MoS~2~ FET.\
(a), (b) Output characteristic of MoS~2~ FET for various *V~G~* levels in linear scale and its photoresponse in logarithmic scale, suggesting an ohmic contact behavior.](srep04041-f6){#f6}

![Extraction of barrier height in MoS~2~ FET.\
(a), (b) Output characteristic of MoS~2~ FET for various temperatures (160 to 300 K with a step of 20 K) and *V~G~* (−40 to 40 V with a step of 5 V) levels. (c), (d) Effective barrier height as a function of *V~G~* for various *V~D~* levels. Inset of (c): Temperature-dependent current characteristics and their corresponding linear fit for various *V~G~* levels at *V~D~* of 5 V.](srep04041-f7){#f7}

![A Schottky-to-ohmic contact transition and its photoresponse in WSe~2~ FET.\
(a) Output characteristic of WSe~2~ FET for various *V~G~* levels in linear scale. (b--d) Photoresponse of output characteristic in logarithmic scale indicates a transition from Schottky contact to ohmic contact as *V~G~* increases.](srep04041-f8){#f8}

![Extraction of barrier height in WSe~2~ FET.\
(a), (b) Output characteristic of WSe~2~ FET for various temperatures (160 to 300 K with a step of 20 K) and *V~G~* (−40 to 40 V with a step of 5 V) levels. (c), (d) Effective barrier height as a function of *V~G~* for various *V~D~* levels. Inset of (c): Temperature-dependent current characteristics and their corresponding linear fit for various *V~G~* levels at *V~D~* of 5 V.](srep04041-f9){#f9}
